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Abstract: A self-balancing bridge is utilized in conjunction with an "and* 
and an "or" gate input to satisfy the wave form and gating 
specifications on the driver for a magnetic core memory digit 
plane winding. 
The digit plane driver is a circuit which combines the logical 
function of both an "and" and an "or" gate with a regulated pulse current 
source. T'or purposes of an explanation of circuit operation it is most 
convenient to simplify the discussion by describing the operation of the 
2 logical blocks independently of one another. 
Regulated Pulse Current Source. 
This portion of the circuit consists of 5 cathodes in a feed-
back loop. Two of these cathodes are in a difference amplifier (V2TT 
v"3T)> which serves to compare a signal voltage produced by current
 1J- • 
flow through a sampling resistor, to a constant voltage level established 
by a potentiometer connected across a power supply. A third cathode 
(V3,,) serves to amplify and invert the output voltage of the difference 
amplifier and drive the grids of the final tube (V^_ „ ) , which is a 
$998. The cathodes of the difference amplifier are normally held up to 
f 10 volts by a cathode follower (V£T)« so that these tubes are normally 
cut off. The inverter-amplifier tube (v*3jj) is normally conducting, 
e the driver tube (V)1T T,) is normally cut off by the presence of a whil- m m L.IC uii.cl b U W V v.u, ,-, j.o liuim̂ -L-Ly cut oil by the presence «• < 
large negative bias. During \he pulse, the cathodes of the difference 
amplifier (V^TJ ^3l) **"* allowed to fall by applying a negative gate 
to the grid of the cathode follower (V2j) whose cathode is connected to 
the cathodes of the difference amplifier. Therefore, the plate of the 
difference amplifier will fall and the change in voltage will appear at 
the grid of the normally conducting inverter. The plate of the inverter-
amplifier (V3JJ) will rise at a rate determined by the plate load resistor 
and stray, input and output capacities. This change in voltage will be 
coupled over to the grids of the normally off 5998 turning them on. The 
voltage developed across the sampling resistor (R29.30) by current flowing 
through the 5998 and the load is fed back to the difference amplifier 
where it is compared to a reference voltage applied to the other grid of 
the difference amplifier. During the pulse then, this regulated pulse 
current source becomes a self-balancing bridge. The back voltage produced 
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by the load is fed back to the difference amplifier (via CQ) as a common 
mode signal to insure an adequate current source regardless of load 
variation. 
This particular geometry has resulted in a circuit which has 
extremely broad tolerances with respect to tubes, component values, and 
supply voltages, as the accompanying curves indicate, since the circuit 
inherently adjusts itself to compensate for these variations. 
Figure #li, 5 and 6 portray the operating margins of the cath-
odes in the feed-back loop. The bias on the5998 output tube was chosen 
as the marginal checking voltage in each case since the internal loop 
gain may most conveniently be changed by varying this voltage. A curve 
on V2u (the cathode follower portion of the difference amplifier) is 
not included because it was found that the plate supply of this tube 
could be made negative with respect to the cathode without causing failure. 
A diode is all that is apparently necessary here. (By way of explanation 
of this apparently superfluous cathode, I might point out that the 
specification on output current change was originally f 2%. This cath-
ode was included to minimize the change in output current due to variations 
in contact potential of the difference amplifier. However, in view of 
the fact that unit failure had to be related to system failure, and in 
view of the experience gained in M.T.C., failure was defined as a 15?» 
change in current.) In the case of tube Vo failure was defined as 
change in output pulse rise time of f 0.2 usee. This change in timing 
is compatible with system requirements. Failure was defined in similar 
manner for all the other cathodes in the circuit with the exception of 
V}, where the failure was evidenced by a 1536 change in output current. 
"And", "Or" Gate Circuitry. 
Since it was necessary that the grid of V2 be allowed to fall 
more than forty volts because of the common mode signal on the difference 
amplifier (V^, V,) produced by the back voltage developed in the load, it 
was necessary to provide some amplification of the input signal (Flip-
Flop output). A 7AK7 was used to provide the necessary amplification 
and perform the "and" gating function. The output of the "and" gate is 
fed to a diode negative "or" gate. The other input to the negative "or" 
gate is connected to the "Post-Write-Disturb" gate generator, which 
provides a negative going gate of the proper amplitude (f-10 t° -bO). 
The margins of operation of the 2 cathodes in this portion of 
the circuit are shown in figs 2 and 3* In the case of Tube V2 failure 
was defined as a change in timing as previously mentioned, while failure 
of the 7AK7 manifested itself as a change in output current. 
Conclusion 
As a result of t he experimental work which was done in garnering 
the information upon which the preceding report was based, it became 
apparent that a redesign of the unit could eliminate some cathodes and 
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ease the input driving requirements. The Digit Plane Driver has there-
fore been redesigned so' as to eliminate two cathodes and operate from 
standard voltage levels. This work was not completed in time to meet 
the XD-1 production schedules. A report on the improved version of this 
circuit is being prepared and will be forthcoming shortly. 
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Fig 1 8-59H9 
Fig 2 - SAU8525-G 
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